This book provides an overview of recent advances in memory interface design at both the architecture and circuit levels. Coverage includes signal integrity and testing, TSV interface, high-speed serial interface including equalization, ODT, pre-emphasis, wide I/O interface including crosstalk, skew cancellation, and clock generation and distribution. Trends for further bandwidth enhancement are also covered. Enables readers with minimal background in memory design to understand the basics of high-bandwidth memory interface design; Presents state-of-the-art techniques for memory interface design; Covers memory interface design at both the circuit level and system architecture level.
The information below has been drawn from sources outside of the University of Wisconsin-Madison Libraries. In most instances, the information will be from sources that have not been peer reviewed by scholarly or research communities. Please report cases in which the information is inaccurate through the Contact Us link below.